Abstract-A high-gain amplifier topology, with all single ntype enhancement transistors, is proposed in this paper. This type of circuits are essential in transparent TFT technologies, such as GIZO and ZnO that lack complementary type transistor. All circuits were simulated using BSIM3V3 model of a 0.35 µm CMOS technology, due to the absence of a complete electrical model for the TFTs. Results reveal that the proposed circuit promise more gain, lower power consumption and higher bandwidth than the existing solutions under identical bias conditions.
I. INTRODUCTION
In recent years, transparent thin-film transistor (TFT) technologies, such as GIZO [1] and ZnO [2] , are captivating a great deal of attention, mainly because these devices can effectively be fabricated at room-temperature. Many sensors with GIZO [3] and ZnO [4] materials have been reported. Designing integrated analog-signal conditioning/processing circuits with the same materials will benefit cost-effectiveness by eliminating interfacing between sensors and reading circuits. One of the main challenges involved in designing analog or mixed signal circuits with these technologies is the lack of a stable complementary (p-type) device, confining the circuit design to only n-type devices.
High-gain amplifier stages are very important blocks to realize operational amplifiers and other signal conditioning circuits. For the current scenario, when a simple common source amplifier is considered, an n-type depletion transistor (whose gate is connected to source) can be used as load to realize high gain. However, depletion technology needs at least one more mask than the enhancement counterpart. Thus, enhancement technology results in more cost-effective solutions, if it is possible to overcome the design challenges. In literature some solutions have been suggested to obtain high gain only with enhancement n-type transistors using positive feedback. A high-gain differential amplifier is proposed in [5] using NMOS transistors. A similar procedure was successfully realized with a-Si:H TFTs in [6] , and with single-ended configuration in [7] . This work starts with the conventional bootstrap inverter [8] for analog operation, and then, using the same concept, a novel circuit is proposed to further enhance the gain without compromising power consumption. The proposed circuit exhibit higher bandwidth and lower power consumption when compared to the solution suggested in literature [6] and [7] .
II. AMPLIFIER TOPOLOGIES
The high-gain amplifier, employing successive inverting stages for positive feedback, is shown in Fig. 1 (a) (Amp1). If the feedback gain (A f ) is one, for signal the gate will be short-circuited to the source while keeping transistor T2 in saturation, actually, for proper operation all transistors have to remain in saturation. This setup acts as a high-load impedance. In order to grant a stable operation, always maintain A f ≤ 1. Since more delay stages are involved in the feedback circuit, this configuration has limitations on the frequency response. The dimensions of the transistors in the feedback network shows impact on the overall amplifier gain. Alternatively, Fig. 1 (b) (Amp2) shows a bootstrap inverter. When used as an analog amplifier, by means of the capacitor C, the output signal is fed back to the gate of the transistor T2, short-circuiting gate and source for signal. T3 is used to impose bias voltage at T2 gate and T3 remains in cutoff. One should note that the value of C and the dimensions of T3 have influence on the gain. For both amplifiers shown in Fig. 1 , the load impedance is given by (assuming all transistors in saturation, and with the same g m and g ds )
The proposed circuit is shown in Fig. 2 (a) (Amp3). It is a double bootstrapped amplifier with high-output impedance. The actual load being maximized is that of T2 that results in the following value seen by T1:
978-1-4673-2523-3/13/$31.00 ©2013 IEEE This load is much higher than (1), which reflects in an increased gain. The intrinsic gain of the input transistor can in fact be achieved when the capacitance in the circuit C is significantly higher than the parasitic capacitances of the transistors. In order to increase the gain further, cascoding technique can be employed as shown in Fig. 2 (b) (Amp4).
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III. RESULTS
All the amplifiers are simulated with the BSIM3V3 models in a 0.35 µm technology under identical bias conditions. The dimensions of the circuit elements are shown in Table. I. For Amp1, it has been made sure that A f does not exceed Ferquency response of the all amplifiers under indentical bias vonditions power consumptions are reported in Table. II. It shows that the Amp2, Amp3 and Amp4 have less power consumption and higher bandwidth compared to Amp1. Amp3 and Amp4 gain can be increased significantly by employing higher values of capacitance as shown in Fig. 4 .
IV. CONCLUSION
A high-gain amplifier topology using only n-type transistors is proposed for TFT technologies, which lack complementary type transistor. The circuits in this work are more stable and have shown higher bandwidth, lower power consumption when compared to the circuit with positive feedback using delay stages. However, it does not amplify dc, but one can program the lower cutt-off frequency to values close to zero.
